I am using the S32K configuration tool, PLL use osc 4m, clock diveder = 1; Information：
warning：the result frequency must between 8m to 32m.
Hi Xia bin
Not, unfortunately, SPLL reference frequency range is Min 8MHz and max 16MHz, so, you can't use it with an osc of 4M. Sorry for the inconveniences:
Retrieving data ...