Hello,
i.MX6 memory controller MMDC supports DDR3L, DDR3 x16, x32, x64 parts
Also the following features should be taken in consideration :
- x16, x32, x64 data bus width;
- Density per DDR device of 256 Mbits–8 Gbits with the following column and row combinations:
Column size of 8–12 bits
Row size of 11–16 bits;
- Up to 4 Gbytes of address space with configurable partitioning between
CS0 and CS1;
- burst length of 8 (aligned) for DDR3.
The following Development Guide and Design files also are useful:
https://www.nxp.com/webapp/Download?colCode=IMX6DQ6SDLHDG
https://www.nxp.com/webapp/Download?colCode=iMX6QP_SABRE_SDB_DESIGNFILES&appType=license
Have a great day,
Yuri.
-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!
- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
