AnsweredAssumed Answered

iMXRT FlexIO SPI CS high time between two transfers

Question asked by Johann Zimmermann on Aug 29, 2019
Latest reply on Sep 18, 2019 by Hui_Ma

Hi everyone,

 

I would like to control an ADC chip via FlexIO SPI.
How can I influence the clock cycle between the slave select
negating and before the next transfer?

 

In SDK examples this time is always an SPI clock.
I need longer time for CS high before the next transfer started.
Is that possible?

Outcomes