How is 1588 (V2) hardware timestamping (Rx and Tx) controlled in the presence of DPDK that bypasses low level Ethernet driver? Any white paper on this topic? I'd like to know both the master and the slave sides.
Also any driver support for system time error correction (error w.r.t. to very accurate time source, e.g. GPS 1PPS)?