AnsweredAssumed Answered

External SRAM-like Bus Performance Limit due to Internal Bus Latency

Question asked by Alex Ivchenko on Feb 20, 2019
Latest reply on Feb 20, 2019 by Pavel Chubakov
Branched from an earlier discussion

Does Layerscape architecture like LS1028A or LS1046A have the same limitations on the external parallel bus?