AnsweredAssumed Answered

m4 timing problem ddr ? tcm

Question asked by ruby krishna on Jan 30, 2019
Latest reply on Jan 31, 2019 by igorpadykov

currently im using imx8 processor. im runnning autosar on m core and qnx on A core.  initially we run both a and m core from DDR and it was working fine. 

 

But wen i started loading big applications on A core. Performance of m core impacted badly. pit timer isr get  affected by huge margin.

 

as a alternative solution we move code of the m core from ddr to tcm. after doing  that,  things appeared normal even after heavier loading at the a core.

 

bt sadly, for a fully developed m core will have slight bigger memory to make it difficult to fit in  tcm memory [ 256 kb ].

 

for example, lets take my m-core memory will be of 900kb.

 

wats ur expert advice. how should i handle this scenario ????d

Outcomes