AnsweredAssumed Answered

iMX6UL - DDR ADDR drive strength read-only

Question asked by nickbedbury on Jan 21, 2019
Latest reply on Jan 22, 2019 by nickbedbury

For the iMX6UL, why is the drive strength (DSE) setting for DDR ADDRn pins in IOMUX read-only?


For example, see the IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00 section of the reference manual:



I would have expected the DSE bitfield to have a variety of configurable options, since ADDR is an output of the iMX6...  But instead DSE is disabled and read-only.