nvt2001: translation to mutiple voltage levels

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

nvt2001: translation to mutiple voltage levels

635 Views
sylvain_buriau
Contributor I

Hi all,

I (would like to) use a FPGA as an I2C master (1.5V). My I2C bus consists in several devices with differents voltages (2.5V and 5V).

So I need voltage translation: I think I'll use NVT2001.

What is the best solution?

  • Figure 7 (page 6) of NVT2001 datasheet:

-> B1/B2 is connected to several I2C devices running at 5V

-> B3/B4 is connected to several I2C devices running at 2.5V

-> pull-up on B1/B2/B3/B4 sides

-> no pull-up on A1/A2/A3/A4 sides

  • Use a first NVT2001 for a translation between 1.5V and 2.5V and then use a second one for 2.5V to 5V translation (ie use the output of first NVT2001 to feed I2C devices comptaible with 2.5V AND use the same output of first NVT2001 to feed the second NVT2001)

FPGA (1.5V) <-----> NVT2001 label 1 <-----> I2C devices at 2.5V (in parallel)

                                                                 |

                                                                 |--> NVT2001 label 2 <-----> I2C devices at 5V (in parallel)

Many thanks for your anwer,

  Arnaud.

0 Kudos
5 Replies

517 Views
sylvain_buriau
Contributor I

Thanks...

In my understandings, the blocks labeleld 'SW' in the datasheet (for example in Figure 7) represent in fact FETs. So, when CPU I/O ouputs a zero, B1 is connected to A1 and B3 is connected to A3 (ie A1) (this is not really the case, but the FET turns on). Sink current is consequently the sum of (5/RB1) + (3.3/RB3).

So, my hope to half the resistors to obtain the same amount of current!

0 Kudos

517 Views
guoweisun
NXP TechSupport
NXP TechSupport

Hi,

I don't think you need half the current to calculate.

0 Kudos

517 Views
guoweisun
NXP TechSupport
NXP TechSupport

Hi,

You first solution is better and more simple for design!

0 Kudos

517 Views
sylvain_buriau
Contributor I

Thanks for your reply.

One more questions please: what about the sizing of the resistors?

Because I understand that when CPU I/O (of figure 7) will  be low, sink current will be the sum of both current passing through RB1 and RB3. So, "(5/RB1) + (3.3/RB3) nearly equal to driver sink current"?

Or, in other words, is it OK if we consider half the sink current to size both resistors (one half passing through RB1 and second half passing through RB3)?

Thanks,

  Arnaud.

0 Kudos

517 Views
guoweisun
NXP TechSupport
NXP TechSupport

Hi

For the sizing of the resistors you can refer to datasheet page8-9 for setting!

Why do you think half the sink current of  different channels?

0 Kudos