S32K Crystal Transconductance (g_m_xosc) specification

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

S32K Crystal Transconductance (g_m_xosc) specification

1,774 Views
damiendusha
Contributor II

Dear All,

(Note this question has been edited and simplified from the original post)

I am looking to clarify some of the crystal oscillator specifications for the S32K.

In Table 16 of the S32K datasheet, several values for g_m_xosc are specified:

pastedImage_1.png

I can see that the 4-8MHz vs the 8-40MHz can be selected through  SCG_SOSCCFG (p572 S32K RM), but the datasheet does not seem to provide guidance as to whether the transconductance min/max values of 16mA/V and 47mA/V refer to "low-gain" or "high-gain" operation. 

Are there differences in transconductance between these two modes?

Kind regards,

Damien.

Labels (1)
4 Replies

1,261 Views
dianabatrlova
NXP TechSupport
NXP TechSupport

Hi Damien,

Those two different transconductances are corresponding to SOSCCFG[RANGE].

pastedImage_5.png

The g_m_XOSC would be changed by the SOSCCFG[HGO] setting, but it would still be within the specified min/max range.

pastedImage_4.png

With the setting SOSCCFG[HGO]=1 is add an external feedback resistor and  SOSCCFG[HGO]=0 means without external feedback resistor.

I hope it helps you.

Best regards,

Diana

1,261 Views
damiendusha
Contributor II

Hi Diana,

So, if we can guarantee that out gain margin is 5x when using low-gain mode, then no feedback resistor is necessary?

My concern is that if there are no guarantees on the minimum transconductance when using the high-gain mode (separate to the low-gain mode), it makes it very difficult to establish what crystals can be safely used if the 5x gain is not established at the minimum transconductance of 16mA/V (for 8-40Mhz crystals).

It would be most helpful if the datasheet explicitly listed the min/max transconductance for both high and mid-speed crystals in both low-gain and high-gain modes.

Kind regards,

Damien.

0 Kudos

1,261 Views
dianabatrlova
NXP TechSupport
NXP TechSupport

Hi Damien,

When low-gain is selected, internal feedback resistor will be selected and external feedback resistor should not be attached.

Could you tell me which parameter is making difficult to achieve the minimum gmXOSC?

Could you please fill the required parameters in the attached excel sheet? It can help you to calculate the gm_crit.

Best regards,

Diana

1,261 Views
damiendusha
Contributor II

Hi Diana,

We were targeting the following crystal:

ABM10AIG-16.000MHZ-4Z-T3 Abracon LLC | Crystals, Oscillators, Resonators | DigiKey 

The good news is your spreadsheet is similar to what I have previously calculated and it shows sufficient gain margin to use the low-gain mode.

pastedImage_6.png

However, there are still a few open questions:

 - What role, if any, does the pad resistance of 40R (See Figure 8) have on the gain margin?

 - If high-gain mode is selected, what is the minimum transconductance?

If a minimum transconductance figure cannot be guaranteed in high-gain mode (other than the figure in low-gain mode), why have it at all?

0 Kudos