AnsweredAssumed Answered

NVMe device controller registers

Question asked by Iqra Javed on Mar 7, 2018
Latest reply on Mar 12, 2018 by M.Adeel Sharif

Hi, 

 

I have written a PCIe driver for LS1046ardb and attached an NVMe based SS as PCIe device. When I read the memory region of System Memory Space where the PCIe device's memory is mapped, I can only read the NVMe controller register at offset 0x4. For the rest of the readonly fields, i get 0x0.

What is the possible reason that I can read one reg of NVMe rightly (0x3c013fff at offest 0x4) and find other wrong?

 

Regards,

Iqra Javed

Outcomes