AnsweredAssumed Answered

imx6q,eim port not working

Question asked by liupei liu on Jan 8, 2018
Latest reply on Jan 9, 2018 by liupei liu

i use imx6q board,Link board to fpga, here is my configuration

i use copy_from_user,copy_to_user for read and write,

before connect to fpga, i test the eim port,but there is no signals,what can i do to solve this problem??

linux-3.0.35

CS0GCR1:
GBC=0;CSREC=1;DSZ=2;BL=0;
CREP=1;CSEN=1;
Operation Mode: MUM=SRD=SWR=0.
(Async write/Async page read,none multiplexed)
*/
writel(0x00120081, ram_reg);//EIM_CS0GCR1
/*
ADH=0
*/
writel(0x00000000, ram_reg + 0x4); //EIM_CS0GCR2
/*
CS0RCR1:
RWSC=1;//28
RADVA=0;RADVN=0;
OEA=0;OEN=0;
RCSA=0;RCSN=0;
*/
writel(0x01000000, ram_reg + 0x8);//EIM_CS0RCR1
/*
CS0RCR2:
APR=1(Async Page Read);
PAT=4(6 EIM clock syclks)
changed RWSC=4,OEA=0,PAT=2;
*/
writel(0x0000c000, ram_reg + 0xc);//EIM_CS0RCR2
/*
CS0WCR1:
WWSC=1;
WADVA=0;WADVN=0;
WBEA=0;WBEN=0;
WEA=0;WEN=0;
WCSA=0;WCSN=0;
*/
writel(0x01000000, ram_reg + 0x10);//EIM_CS0WCR1 WWSC=3 EIM clk

/*WBCDD=0*/

writel(0x00000000, ram_reg + 0x14);
writel(0x00000000, ram_reg + 0x090);
//init pad
mxc_iomux_v3_setup_multiple_pads(mx6q_weimram_pads,ARRAY_SIZE(mx6q_weimram_pads));

Outcomes