i.MX6 DMFC FIFO size

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

i.MX6 DMFC FIFO size

553 Views
sugiyamatoshihi
Contributor V

Hi, 

I have a question about DMFC FIFO size of i.MX6 IPU.

There is a description in reference manual, "The DMFC's write FIFO is built of 1024 entries of 128-bits each."

pastedImage_1.png

1. Does this FIFO size means 512 entry x 128bit(4words) instead of All(512x128 words) of dmfc_fifo_size_5c description?

2. Does FIFO separate two planes as 512 entry x 128bit fro 1024 x128bit?

Best Regards,

Sugiyama

Labels (2)
0 Kudos
1 Reply

356 Views
b36401
NXP Employee
NXP Employee

Here is a misprint in the table you quoted. It means 128-bits lines.

Have a great day,
Victor

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 Kudos