AnsweredAssumed Answered

About ODT setting for DRAM_SDQS0 and DRAM_SDQS1 of i.MX6Solo

Question asked by yuuki on Nov 28, 2017
Latest reply on Nov 28, 2017 by Yuri Muhin

Dear all,


I want to set ODT for DRAM_SDQS0 and DRAM_SDQS1.
However, ODT[10:8] field of the IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQSx_P register is Read Only.


Can we set OTD for DRAM_SDQS0 and DRAM_SDQS1?

If it is possible, would you tell me the register name and field?


Best Regards,