[KEAZN64] Watchdog ISR is not working

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

[KEAZN64] Watchdog ISR is not working

512 Views
mohammedaboelna
Contributor III

I am working on controller KEAZN64 (Cortex M0).

I am trying to implement a staff inside the ISR of the watchdog interrupt before reset.

However, when i write this sample of code;

_INTERRUPT void WDG_IRQHandler (void)
{
PORTA_SET_PIN(_BIT1);
}

and do a breakpoint at line including "PORTA" or wait for PORTA to detect the edge '1'.

Both ways show that ISR is not called after watchdog overflows.

Could someone help me to implement the ISR in a good manner please ?

0 Kudos
2 Replies

370 Views
Robin_Shen
NXP TechSupport
NXP TechSupport

Hi Mohammed,

Please download the 'SDK Software Drivers for KEAZ128_KEAZ64 using S32DS' and refer the FRDM_KEA64_WDOG example. You can open this example by using S32DS: S32 Design Studio IDE.   

FRDM_KEA64_WDOG S32DS.png

FRDM_KEA64_WDOG.png

 

Best Regards,

Robin

 

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 Kudos

370 Views
mjbcswitzerland
Specialist V

Mohammed

I use this code:

// Watchdog initialisation
UNLOCK_WDOG();
WDOG_CS2 = (WDOG_CS2_CLK_1kHz | WDOG_CS2_FLG);
WDOG_TOVAL = BIG_SHORT_WORD(2000);
WDOG_WIN = 0;
WDOG_CS1 = (WDOG_CS1_INT | WDOG_CS1_EN); // enable watchdog with 2s timeout (no update capability and interrupt 128 bus clocks before the HW reset takes place)

//Enter watchdog handler and enable source in NVIC
fnEnterInterrupt(irq_WDOG_ID, 0, wdog_irq);  // test WDOG interrupt (highest priority)


// Watchdog handler
static void wdog_irq(void)
{
    WDOG_CS2 |= WDOG_CS2_FLG;     // clear interrupt flag
    *BOOT_MAIL_BOX = 0x9876;      // set a pattern to the boot mailbox to show that the watchdog interrupt took place
}

Note that it is usually not possible to use a debugger to detect the ISR firing since the HW reset takes place unconditionally 128 bus cycles later, which causes the debugger to immediately move to the reset vector instead.

Regards

Mark

http://www.utasker.com/kinetis/FRDM-KEAZ64Q64.html
http://www.utasker.com/kinetis/TRK-KEA64.html

0 Kudos