We are trying to configure the KSZ8081RNB ethernet chip over management signals MDC and MDIO.
Clock quality is similar to evaluation board, however when CPU is trying to read the address, each time PHY chip is returning different address. This is not happening in Evaluation board. Clock frequency 2.35MHz.
Can anyone help us on this issue.