AnsweredAssumed Answered

MK12DN512VLK5 - Contradictory flash clock divider requirements

Question asked by TOM SCOTT on Sep 11, 2017
Latest reply on Sep 11, 2017 by Jorge Antonio Alcala Vazquez

Reference Manual: K12P80M50SF4RM, Rev 4, Feb 2013

 

Page 134, Section 5.5: "The flash clock frequency must be programmed to 25 MHz or less and an integer
divide of the bus clock."

 

Page 233, Section 12.2.11 - System Clock Divider Register 1 (SIM_CLKDIV1):

OUTDIV4 - "The flash clock frequency must be an integer divide of the system clock frequency."

 

I would like to set the clocks up as follows:

48 MHz core/system

8 MHz bus

24 MHz flash

 

I can do this following the requirement on page 233, but not the requirement on page 134.

 

Which requirement is correct?

Outcomes