AnsweredAssumed Answered


Question asked by balaji ravipati on Aug 2, 2017
Latest reply on Aug 3, 2017 by jeremyzhou

Hi Team,


We are using LPC54102 controller in our design. SPI1 of the controller is interfaced with Ambarella processor which acts as a SPI Master. In LPC54102 controller we are using DMA to transmit and receive data over SPI. When the SPI clk frequency is increased beyond 5MHz we are getting SPI1 RX OVERRUN error. For both the SPI1 DMA channels priority is set to highest(0). If we keep the RX priority low then more RX OVERRUNS happening and when TX priority is low, TX UNDERRUNS are happening.