AnsweredAssumed Answered


Question asked by goutham dugyala on Jul 19, 2017
Latest reply on Aug 6, 2017 by jeremyzhou



      I'm using LPC5410x NXP controller, we are implementing SPI FIFO-DMA full duplex mode. As of now we understand that SPI Tx register has 32-bit register(16-bit for control/16-bit for DATA) whereas SPI Rx register 32-bit register dedicated to DATA.

To work in full duplex mode, i configured the control register for MasterTx and its working fine. should i configure the same to SlaveTx??

Whether configure or not we are missing few bytes initially and duplication happening at end.


Please suggest how to handle SlaveTx data