IMX6UL processor SD lines related query

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

IMX6UL processor SD lines related query

590 Views
ramesh6663
Contributor III

Hi,

 Imx6UL NXP EVK board design - In SD1 CMD and DATA0 lines only have external pull-up. 

 1. Why CMD and Data0 lines has pulled-up any specific reasons related to processor ?

2. Why other Data lines doesn't have Pull-ups?

3. By processor default it has Internal pull-up, so we didn't use external pull-ups?

Thanks & Regards,

Rameshkumar

Labels (1)
Tags (1)
0 Kudos
2 Replies

450 Views
weidong_sun
NXP TechSupport
NXP TechSupport

Hello ramesh,

CPU PADs of SD1 list is from datasheet:

pastedImage_1.png

Recommended design from MMC protocol:

pastedImage_2.png

1. Why CMD and Data0 lines has pulled-up any specific reasons related to processor ?

According to SD protocol, all signal lines should have external pull-up resistors.

2. Why other Data lines doesn't have Pull-ups?

During initialization, only CMD and DATA0 line work, other data lines(DATA1--DATA3) are not used. After initialization, SD interface can be configured as 4-line mode, and there exists internal pull-up resistor on every SD pad, software can sets driving capability for these pads via configuring different pull-up resistors.

3. By processor default it has Internal pull-up, so we didn't use external pull-ups?

Yes, right.

But According to above list shown, if you don't configure pads in software, SD1 pads have no pull-up resistors! so you had better refer to EVK to design your schematic.


Have a great day,
wediong sun

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

450 Views
ramesh6663
Contributor III

Thanks for your Great help.

0 Kudos