AnsweredAssumed Answered

iMAX6Q DRAM_D[0..63] & DDR3_SDRAM DQ[0..15] Pin Mapping

Question asked by Peter Amond on Apr 24, 2017
Latest reply on Apr 25, 2017 by igorpadykov

Dear All,

I am referring to the following Sabre SD DDR RAM schematic and I need to know how to configure the pin map of the processor and RAM. (The order of the DRAM_D[0 to 63] with DQ[0 to 15] )



MT41K128M16JT RAM has used in Sabre SD board and the pins have connected as follows.


DRAM_D0 >> DQ0

DRAM_D1 >> DQ3

DRAM_D2 >> DQ6

DRAM_D3 >> DQ4


How the above bit pattern select according to each RAM. Do we have any method to know which DQ pin will connect with DRAM pin ?