I look at the datasheet and inside the PRM of the IMX6: no luck! I would like to know if both LVDS clocks of both ports will be aligned in split mode? Or do I need to deal with some shift inside my FPGA? In other words, can I use only the clock of port0 for both LVDS ports?
Denis Alain, Eng.