We are refer to i.MX7 7D LPDDR3 CPU VAL BOARD design. In the LPDDR3 page, we see the DQx are swapped in its own byte group. Is there any rule needing to follow or we can swap any location we want in the byte? I can not see a rule in the connection of the EVK schematic. The only rule seems to be the byte need to have the corresponding strobe, is it?