AnsweredAssumed Answered

can we add exception on QE0 pin in p1025?

Question asked by se noghte on Jan 9, 2017
Latest reply on Jan 9, 2017 by alexander.yakovlev

Hi all,

P1025 QE0 convolve a lot of pins as you see below.  can we add exception on some of these pins? 

for example can we set QE0 to 0 but CE_PB[10] treat as QE0 is 1?

my problem is on PB10 that alternate function is ENET5_TXD[1].

Regards

CE_ PA4LA16QE0LA16UPC1_ TxDATA[ 8]ENET1_ RX_DVTDMA_T XD[0]SER1_ CTS----
CE_ PA5LA17QE0LA17UPC1_ TxDATA[ 9]ENET1_ TX_ENTDMA_ RXD[0]SER1_ RTS----
CE_ PA6LA18QE0LA18UPC1_ TxDATA[ 10]ENET1_ RXD[0]TDMA_ TSYNCSER1_ RXD[0]---BRGO9
CE_ PA7LA19QE0LA19UPC1_T xDATA[1 1]ENET1_ TXD[0]TDMA_R SYNCSER1_ TXD[0]---BRGO10
CE_ PA8LA20QE0LA20UPC1_ TxDATA[ 12]ENET1_ RX_ERTDMA_R EQSER1_ CD----
CE_ PA9LA21QE0LA21UPC1_ TxDATA[ 13]ENET1_ TXD[1]------
CE_ PA10LA22QE0LA22UPC1_ TxDATA[ 14]ENET1_ RXD[1]------
CE_ PA11LDP0QE0LDP0UPC1_ TxDATA[ 15]ENET1_ TXD[2]TDMB_R XD[1]SER3_ RXD[1]----
CE_ PA12LDP1QE0LDP1UPC1_ RxDAT A[8]ENET1_ TXD[3]TDMB_R XD[2]SER3_ RXD[2]----
CE_ PA13LA28QE0LA28UPC1_ RxDAT A[9]ENET1_ TX_ERTDMB_R XD[3]SER3_ RXD[3]----
CE_ PA14LGPL5QE0LGPL5UPC1_ RxDAT A[10]ENET1_ RXD[2]TDMB_T XD[1]SER3_ TXD[1]----
CE_ PA16LCLK1QE0LCLK1UPC1_ RxDAT A[12]ENET1_ COLTDMB_T XD[3]SER3_ TXD[3]----
CE_ PA17LA23QE0LA23UPC1_ RxDAT A[13]ENET1_ CRS------
CE_ PA18LA24QE0LA24UPC1_ RxDAT A[14]-TDMD_T XD[0]SER7_ CTS1588_clk_out---
CE_ PA19LA25QE0LA25UPC1_ RxDAT A[15]-TDMD_ RXD[0]SER7_ RTS1588_pulse_ou t1---
CE_ PA20LA26QE0LA26UPC1_ TxPRTY-TDMD_ TSYNCSER7_ RXD[0]1588_trig_out--BRGO9
CE_ PA21LA27QE0LA27UPC1_ RxPRTY-TDMD_ RSYNCSER7_ TXD[0]1588_tri g_in--BRGO11
CE_ PA22LCS4_BQE0LCS4_BUPC1_ RxSOC-TDMD_R EQSER7_ CD1588_pt p_clk---
CE_ PA23LCS5_BQE0LCS5_BUPC1_ TxSOC-----CLK1, CLK12BRGO1
CE_ PA24LCS6_BQE0LCS6_BUPC1_ RxCLAV[ 0]----RISC_ GPIO[4]CLK9BRGO2
CE_ PA25LA29QE0LA29UPC1_ TxCLAV[ 0]----RISC_ GPIO[5]--
CE_ PA26LA30QE0LA30UPC1_ TxEN[0]-------
CE_ PA27LCS7_BQE0LCS7_BUPC1_ RxEN_B[ 0]-----CLK6, CLK11BRGO1
CE_ PA30LA31QE0LA31UPC1_ TxADD R[2]-TDMB_ TSYNCSER3_ RXD[0]----
CE_ PB10IRQ6QE0IRQ6-ENET5_ TXD[1]---RISC_ GPIO[14CLK7, CLK16BRGO5

Outcomes