how we can adjust the driver strength of the I/O's for the eMMC (eSDHC) controller? We are working on a coustomer LS1021A design, with really short traces between eMMC and processor. We could observ overshoot at the CMD line which are out of operation range.
We realy appreciate your response.
Best regards and thank you in advance,