i.MX6UL power rails for POR(power on reset)

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

i.MX6UL power rails for POR(power on reset)

527 Views
surendrajadhav
Contributor IV

Hello,

I am ANDing the Reset logic for i.MX6UL processor through three inputs as 1.PMIC reset, 2.Watchdog reset, 3.undervoltage monitor chip reset. However here PMIC reset output is on different power group thatn than Watchdog and UV chip. But its falls in same power group as processor reset.

The same is shown in attached images. I am going to use open drain AND gate.

As you can see power group of PMIC reset and processor reset is VDD_SNVS_3V3, while power group of watch dog and UV chip is DCDC_3V3.

Let me know if it will work.

Regards,

Surendra

Labels (1)
0 Kudos
1 Reply

399 Views
igorpadykov
NXP Employee
NXP Employee

Hi Surendra

I think it is correct connections.

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 Kudos