i.MX50 Cortex-A8 L2 Cache " "Write combining disable""

[norishinozaki]

Hello Champs,

I got unhandled exception error running my RTOS on i.MX502.

In i.MX502 Cortex-A8 cp15 c9 "L2 Cache Auxiliary Control Register",

bit25 is "Write combining disable".

The default is "0 = enables write combine, default"

Is there any case this default setting can cause unhandled exceptions?

BR,

N.Shinozaki

[b36401]

No. Everything should be fine with default settings of cache.

Have a great day,
Victor

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------