Our customer have a question about i.MX6DQ DRAM layout.
They will use 8 chips Fly-by topology for DDR interface.
You know, many termination resistors are needed for Fly-by topology on address, control, command, and clock line.
In this case, would you let me know your recommended layout about termination resistors?
(e.g. place as close as DRAM chip)