When using Vybrid Cortex-M4 bare metal debug, can L1 data cache being disabled? where should I change the setting?
And here're two questions, what's the data cache and instruction cache miss penalty in Systicks ?
Is Systick equals to cycle? Because I measured instruction NOP, it takes 6 systicks