lpcware

SDRAM EMC_CLK2 with EMC_CKEOUT0 and EMC_DYCS0

Discussion created by lpcware Employee on Jun 15, 2016
Latest reply on Jun 15, 2016 by lpcware
Content originally posted in LPCWare by wlamers on Fri May 31 02:20:40 MST 2013

Hello,


I have read on this forum that the CLK2 clock output for the EMC controller has better timing characteristics/margin. So I want to use it for a single SDRAM (Micron MT48LC16M16 A2P). Do I need to use the clock enable output EMC_CKEOUT2 and chip select EMC_DYCS2 also? Or can I use the CKEOUT0 and DYCS0 combined with the CLK2?


 


Note that the CLK0 pin is set to EMC_CLK01 and de CLK2 pin to EMC_CLK23 such that I have CLK1 pin available for CLKOUT (debugging purposes). CLK3 pin is not used at all.

Outcomes