version of boot-ROM codes

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

version of boot-ROM codes

1,684 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by uratan on Sat Oct 27 21:20:06 MST 2012
I have just started to try LPC1830 with NGX LPC1830-Xplorer.

LPC1830-Xplorer has a QSPI flash 'S25FL032P' (Spansion),
and this flash is listed as supported in User manual (Table.282) .
but SPIFI SCK is driven at 18MHz just after spifi-boot.

Also, my boot-ROM has a entry for spifi_init() but
NULL(0x0000_0000) for spifi_program().
(further more, spifi_init() in boot-ROM returns)
(SPIFIobj structure without menber 'regbase'.)

So, I think, the revision of boot-ROM codes is something older
than some newest documents.

About the chip itself, we can know the chip-revision (and its eratta),
for example, my LPC1830 is "Rev.A" (<== "ESD11470AY").

Can I know the boot-ROM version and its history ?
Or can I update it to latest one ?
Or, the boot-ROM codes are comletely tied to chip revision ?
(means that update of boot codes will result update of chip revision)
  (if so, can my codes know the chip revision ?)
Labels (1)
0 Kudos
11 Replies

1,450 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by embd02161991 on Fri Mar 20 16:02:31 MST 2015
Hi,

The bootrom revision can be found from the marking on the package. The LPC43xx devices typically have the following top-side marking:

LPC43xxxxxxxx
xxxxxxxx
xxxYYWWxR[x]

The last/second to last letter in the last line (field ‘R’) will identify the device revision.

Thanks
NXP Technical Support
0 Kudos

1,450 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by rockyh on Fri Mar 20 15:40:36 MST 2015
Hi,
Is there a guide to tell from the markings on the package what version of boot ROM the LPC 1800 or 4300 has?
0 Kudos

1,450 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by cfbsoftware on Wed Oct 02 06:14:45 MST 2013

Quote: uratan
I could not try to connect to Flash Magic, because...
LPC1830 uses P2_0 and P2_1 as USART0 in ISP mode,
but they are used as other functions and connected
to some chip in the LPC1830-Xplorer board,


We have successfully used Flash Magic with the NGX LPC1830-Xplorer board. You can access UART0 via the pins identified as GPIO5-0 (TXD0) and GPIO5-1 (RXD0) which are connected to J10-16 and J10-26 respectively.
0 Kudos

1,450 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by uratan on Fri Feb 08 14:17:55 MST 2013
Thank you for the info.
Yes I am now using SPIFI driver library from AN11206/CMSIS(2012-1211) for my development.

But I am imagining the case like:
* There are 2 kind of the target hardware, one is using Rev-A chip, the another is Rev-C.
* I am requested to release single firmware which covers both of them.

I can write the codes for only Rev-A chip if the difference is lower(?)-compatible,
  (AN11206 driver may work well on both revision)
but it is very natural to change the action by chip revision.
  if(chip_rev == 1) ... else ...

Don't you think it is good if the firmware can detect chip revision ?

 (Sat Feb  9 06:13:40 JST 2013)
0 Kudos

1,450 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by nxp21346 on Thu Feb 07 12:35:19 MST 2013
There is currently no ROM SPIFI driver available on the LPC1800 family. SPIFI designers are suggested to look at the example code on lpcware.com such as the LPCOpen Platform which includes a .lib containing a SPIFI driver.
http://www.lpcware.com/content/project/lpcopen-platform-nxp-lpc-microcontrollers

-Dave @ NXP
0 Kudos

1,450 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by uratan on Mon Jan 28 05:05:07 MST 2013
I have gotten another LPC1830-Xplorer and confirmed above phenomenon.
(The chip revision is same as previous one.)

This pristine Xplorer toggles RUN and FREEZE by hardware reset just as the errata SPIFI.1. Above 1bit-connection-phenomenon is not appeared.
  (Previous one still has the phenomenon)

... orz

  (Mon Jan 28 21:03:56 JST 2013)
0 Kudos

1,450 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by uratan on Sat Nov 10 04:09:30 MST 2012
I was wrong about this point...

> LPC1830-Xplorer has a QSPI flash 'S25FL032P' (Spansion),
> and this flash is listed as supported in User manual (Table.282) .
> but SPIFI SCK is driven at 18MHz just after spifi-boot.

SPIFI SCK for S25FL032P swings at 32MHz if the boot-ROM initialized it
properly. When initialized un-properly, 18MHz is used for SCK and
connected by 1bit data channel, so it RUNs but slow.
(errata SPIFI.1 ?)

For my case, this code may be valid to avoid this...
|
| if(M3_MEMMAP >= 0x80000000) {
|   /* boot from SPIFI */
|   if(IDIVB_CTRL != 0x09000820) {
|     /* reboot myself */
|     RESET_CTRL0 = RES0_CORE_RST;
|     while(1)
|       ;
|   }
| }
0 Kudos

1,450 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by uratan on Tue Nov 06 03:56:59 MST 2012
Thanks a lot.

I will watch 0x1040_7FFC and 0x1040_FFFC to solve my questions.
I wish that the boot-ROM will be fully filled by many useful functions.
0 Kudos

1,450 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by DF9DQ on Fri Nov 02 09:24:40 MST 2012
Yes, the value 0x000B0001 at 0x10407FFC is indeed the boot code version 11.1.

But don't rely on that address. It's valid for the current flashless devices only, and may change in future releases. In flash devices (for instance, LPC4357), you can currently find it at 0x1040FFFC (0x000C0001 = 12.1).

The only reliable way to read the boot code version is via ISP or IAP (where available).
0 Kudos

1,450 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by uratan on Thu Nov 01 22:25:47 MST 2012
I could not try to connect to Flash Magic, because...
LPC1830 uses P2_0 and P2_1 as USART0 in ISP mode,
but they are used as other functions and connected
to some chip in the LPC1830-Xplorer board,
and it seems that LPC1830 does not have ISP mode
using other port like USART3.

( So I wrote some basic tool for LPC1830-Xplorer,
( which can see/modify memories, load intel-HEX to RAM,
( write SPIFI-flash, emulate ISP (as LPC1857) thru USART3.
( You can run it by uart3-boot or from SPIFI-flash.
( It is made by corner-cutting, but may be useful for some
( poeple. See http://www002.upp.so-net.ne.jp/uratan/xplr/
( if you are interested in. Documents are written in Japanese
( but source codes and comments are written in English. ;->

... My LPC1830 has a number '11.1' at 0x1040_7FFC, is this it ?
Would someone please confirm it ?
0 Kudos

1,450 Views
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by tha on Tue Oct 30 15:43:00 MST 2012
The boot loader version can be read using FlashMagic.
0 Kudos