AnsweredAssumed Answered

SSP as SPI- Chip Enable

Question asked by lpcware Employee on Jun 15, 2016
Latest reply on Aug 31, 2016 by Dimitris Sideris
Content originally posted in LPCWare by akshimmu on Tue Apr 19 04:22:31 MST 2016
If a pin is configured as a SSP CE pin and not a GPIO pin, does the SSP take care of how long the pin must remain low? Because, im using SST25VF010A to store and read data via SPI, and the datasheet says that during Read operation if the CE remains low, data will be continuously outputted from the Flash. How does the SSP know how many bytes i want to read? So musn't the CE be controlled by the user??