lpcware

SDRAM Layout guideline

Discussion created by lpcware Employee on Jun 15, 2016
Latest reply on Jun 15, 2016 by lpcware
Content originally posted in LPCWare by schisanoa on Tue Jun 24 02:34:10 MST 2014
Hi, do someone know if there is an Application Note that explain how to make a correct layout?

I'm interfacing a 32Bit SDRAM, ISSI IS42S32800D-7BL, and I will work at 60MHz

the DataLine must have the same length?
is there some rule for clock routing?
address and command line should have the same length of dataline?

thanks
Ale

Outcomes