how to config the file "P10xx-P20xxRDB_P2010_init_sram.tcl"

[xuchen]

Dear All:

Is there any reference for configure this document?

especially this part "MMU  initialization", for example:

# define 16MB  TLB1 entry 2: 0xFF000000 - 0xFFFFFFFF; for Local Bus, non cacheable

  reg ${CAM_GROUP}L2MMU_CAM2 = 0x70000FCAFC080000FF000000FF000001

Is there any documents can state this register ?

I am Looking forward to your reply !

[ufedor]

Please refer to the 5.10.5.4.2 e500v2 Registers (Table 105: e500v2 TLB1 Registers (L2MMU_CAM0 through L2MMU_CAM15)) in the attached document.