I read following statement in some forum,
"current controllers and flash devices have an internal interrupt
controlled hardware finite state machine to control the timing of the erase /
I am writing flash driver for S12XS controller, I did not find any reference in datasheet where above statement can be proven.
Any pointers for same?