i.MX6 series DDR complete byte lane swapping.

[satoshishimoda]

Hi community,

I have a question about i.MX6 Series DDR design.

Please see chapter 2.5.1 in IMX6SLHDG Rev.1.

It says as below.

=====

• JEDEC DDR3 memory restrictions are:

– No restrictions for complete byte lane swapping

– DQS and DQM must follow lanes

=====

I don't understand the meaning of the above "complete byte lane swapping".

It supports the swapping as the following image?

Best Regards,

Satoshi Shimoda

[igorpadykov · Accepted solution]

HI Satoshi

I think you are right and also DQS and DQM must follow lanes.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------