Some questions about imx6qd mipi-csi2 interface.

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Some questions about imx6qd mipi-csi2 interface.

885 Views
guanliangding
Contributor III

Hi, all:

     According to "some experience when enable mipi camera". When the data lane rate is 216Mhz, the clock must be 216/2Mhz. And according to "debug step for customer mipi sensor", I setting the CSI2_PHY_TST_CTRL1 is 0x40(100-110Mhz). But the debug information is that:

     1. First time:

     In csi2_init - mipi csi2 error1 reg is 0

     In csi2_init - mipi csi2 error2 reg is 0

     In csi2_init - mipi csi2 dphy status is 210

     2. second time:

     In csi2_init - mipi csi2 error1 reg is 0

     In csi2_init - mipi csi2 error2 reg is 1700

     In csi2_init - mipi csi2 dphy status is 210

     In csi2_init - mipi csi2 status is 1

     Can you give me some advice to solve this issue. Thanks.

B.R

- john

Labels (1)
0 Kudos
4 Replies

505 Views
Yuri
NXP Employee
NXP Employee

John, hello !


   Please look at the following threads :

About calculation of mipi clock in i.MX6DQ.

MIPI CSI and IPU questions


Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 Kudos

505 Views
guanliangding
Contributor III

Hi, Yuri:

     Thanks! I have done it like that, but didn't work.  The signal of csi2 interface in the line is incorrect.

     I think that, if i initial D-PHY layer correct. and the sensor send a test signal in the line. I can capture the correct csi2 waves in the line. But now, the waves in the line have incorrect voltage levels. I config the D-PHY layer correct according official manual. And match the external clock correct.

B.R

John

0 Kudos

505 Views
Yuri
NXP Employee
NXP Employee

Hello,

  I think it make sense to try the HS mode only. Configuring Low Power transitions is controlled via Enable_low_power bits in MIPI_DSI_VID_MODE_CFG [8:3] : disable them

Regards,

Yuri.

0 Kudos

505 Views
guanliangding
Contributor III

Hi, all:

     How can I know the D-PHY is working.

B.R

- john

0 Kudos