WatchDog_B pin is not getting asserted

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

WatchDog_B pin is not getting asserted

Jump to solution
764 Views
arunvarma
Contributor I

Hi,

I am using custom board based on SaberSD design (processor imx6dl).

Using Watchdog_1  for timeout and reset, IPU1_DISP0_DATA08 / IPU2_DISP0_DATA08 / PWM1_OUT / WDOG1_B / <GPIO4_IO29> in is connected to PMIC reset pin.

If SRS bit is cleared / watchdog time out happens OS get restarted, but WATCHDOG1_B is not asserted( so no power reset happens).

WCR is initialized  to 0x779f.

Thanks and regards,

Arun

Labels (4)
0 Kudos
1 Solution
558 Views
arunvarma
Contributor I

Hi all,

  Issue is resolved

Reason for Issue:

Configured the MUx control of  DISP0_DATA08  to WDOG1_B, but doesn't configured pad control registers.

WCR= 0x779F;

In above initialization  WDA bit is cleared.

So WDOG1_B pin get asserted, once I Configured DISP0_DATA08 PAD and MUX control registers.

Fix:

     Configure DISP0_DATA08 PAD and MUX control registers.

     Set WDA bit to 1,  so it behaves in system default mode.

     WCR = 0x77BF;

   

     After above fix WDOG1_B pin gets asserted whenever  watch dog timeout happens or SRS bit is cleared.

View solution in original post

0 Kudos
1 Reply
559 Views
arunvarma
Contributor I

Hi all,

  Issue is resolved

Reason for Issue:

Configured the MUx control of  DISP0_DATA08  to WDOG1_B, but doesn't configured pad control registers.

WCR= 0x779F;

In above initialization  WDA bit is cleared.

So WDOG1_B pin get asserted, once I Configured DISP0_DATA08 PAD and MUX control registers.

Fix:

     Configure DISP0_DATA08 PAD and MUX control registers.

     Set WDA bit to 1,  so it behaves in system default mode.

     WCR = 0x77BF;

   

     After above fix WDOG1_B pin gets asserted whenever  watch dog timeout happens or SRS bit is cleared.

0 Kudos