AnsweredAssumed Answered

What's MMDC PHY ODT control register(MMDC_MPODTCTRL)?

Question asked by kwangbog ham on Jul 1, 2015
Latest reply on Jul 1, 2015 by igorpadykov

Dear everyone,

 

I'm preparing something to do the DDR stress test for i.MX6 solo lite with DDR3.

The attached document is provided from Freescale field engineer and  is to make Aid file before test starts out.

 

As you know in the attached file, there are some "MMDC Control Parameter" to set the ODT.

Here are some question.

 

1. What's an affection of four parameter (ODT3_IN_RES, ODT2_IN_RES, ODT1_IN_RES and ODT0_INT_RES) in MPODTCTRL register?

    which one? just only DQ(data line) or not?

 

   Maybe i think that four parmeter make an affection to DQ line.

 

2. If four parameter is for only DQ(data line),

    What we are interfacing with i.mx6 solo lite is DDR3 memory.

    it's 16bit data bus.

    I don't know that i must control and set which parameter of above four parameter?

    plz, let me know that i must to control which one.

 

3. Why is there four parameter ?

    Plz, let me explain in more detailed what's the purpose each other?

 

4. In the attached file, "control bit setting' is default 1(decimal). it means that Rtt resistor is 120 ohm.

    Is it recommandation value or not?

  

 

Best & Regards,

Kwangbog HAM

Outcomes