frdm-K64F clock setting

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

frdm-K64F clock setting

Jump to solution
680 Views
daveboyle
Contributor III

Hi, I have the clock on my frdm-K64F set to 120mhz thanks to Erich Styger's article. But in my PPG component (KDS 3.0) the timing period steps are all decimal equivalents of one third. Like .33333 or .6666 microseconds. Is it possible to set the clock to another value so that the PPG times and steps will be even multiples of a microsecond? Like .5 or 1.0 usec? How would I set that up?

Labels (1)
1 Solution
422 Views
ZhangJennie
NXP TechSupport
NXP TechSupport

Hi,

the solution is to trim the Internal oscillator to 31.25KHz.

pastedImage_0.png

thus we can get a integer number MCG FLL output. so setting PPG period as 1us is also possible.

see my attached demo code.

can this help you?
Have a great day,
Zhang Jun

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

View solution in original post

1 Reply
423 Views
ZhangJennie
NXP TechSupport
NXP TechSupport

Hi,

the solution is to trim the Internal oscillator to 31.25KHz.

pastedImage_0.png

thus we can get a integer number MCG FLL output. so setting PPG period as 1us is also possible.

see my attached demo code.

can this help you?
Have a great day,
Zhang Jun

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------