In our processor board, 4GB DDR3 RAM with ECC chip are connected to CS0 of T2080 Processor DDR controller. Processor are booted fine with ECC enabled on the DDR controller.
I want to know,
1) How to ensure the ECC functionality are proper?
2) Is it is possible to generate bit error to validate the ECC functionality in DDR3?
Thanks & Regards