AnsweredAssumed Answered

About SDR50/SDR104 Interface Timing Specification in i.MX6DQ.

Question asked by Keita Nagashima on Jun 1, 2015
Latest reply on Jun 1, 2015 by Yuri Muhin

Dear All,

 

Refer to Table 56. SDR50/SDR104 Interface Timing Specification in IMX6DQAEC_Rev.3.

It was described "SD5 uSDHC Output Delay".

 

Next, refer to Figure 47. SDR50/SDR104 Timing.

I think that "SD4" is correct allow because parameter name is "uSDHC Output Delay".

Please check it.

 

Best Regards,

Keita

Outcomes