AnsweredAssumed Answered

Issue about GPIO LVE Setting

Question asked by tony.l.cai on Mar 1, 2015
Latest reply on Mar 1, 2015 by igorpadykov

Hi all,

     I have issues about GPIO Low Voltage Enable Field setting on i.mx6sl. First, in Iomux-v3.h of  kernel, I see the following define:


* Use to set PAD control


#define PAD_CTL_LVE_OFFSET (22)

#define PAD_CTL_LVE (1 << 18)


and I also see the i.mx6sl manual reference(p 1397) as the following picture "1.bmp". the LVE bit is 22 not 18. so is it wrong?

and whatever 18 or 22, I have tried it in kernel , it could not make the GPIO output the low voltage,and always 3.3v.  why?

So please give me some sample code about setting the LVE bit in kernel.