Our partner have a question about i.MX6 series DDR3 connection.
They want to know the recommended topology when two chips DDR3 are connected to i.MX6.
In this case, should they use fly-by topology? or T-branch topology?
I feel fly-by topology is better because write leveling can use to it, but could you let me know Freescale recommendation?