AnsweredAssumed Answered

i.MX6 enfc_clk and CCM_CCGR2 CG7.

Question asked by Satoshi Shimoda on Sep 16, 2014
Latest reply on Sep 17, 2014 by igorpadykov

Hi community,

 

Our partner have a question about i.MX6SDL Linxu BSP.

Please see static struct clk enfc_clk in arch/arm/mach-mx6/clock.c in L3.0.35_4.1.0_ER.

 

static struct clk enfc_clk = {

__INIT_CLK_DEBUG(enfc_clk)

  .id = 0,

  .parent = &pll2_pfd_352M,

  .enable_reg = MXC_CCM_CCGR2,

  .enable_shift = MXC_CCM_CCGRx_CG7_OFFSET,

  .enable = _clk_enable,

  .disable = _clk_disable,

  .set_rate = _clk_enfc_set_rate,

  .get_rate = _clk_enfc_get_rate,

  .round_rate = _clk_enfc_round_rate,

  .set_parent = _clk_enfc_set_parent,

};

 

 

According to this code, CCM_CCGR2 and CG7 seem enfc clock controle register and field.

On the other hand, these are seem iomux_ipt_clk_io_enable in IMX6SDLRM Rev.1.

Which is correct?

Or Freescale set CCGR2 CG7 for encf even though these are not for enfc originally since there is some reason?

 

 

Best Regards,

Satoshi Shimoda

Outcomes