AnsweredAssumed Answered

i.MX6 NAND Timing setting.

Question asked by Satoshi Shimoda on May 28, 2014
Latest reply on May 30, 2014 by igorpadykov

Hi community,



I have a question about i.MX6 GPMI and NAND boot.

Our customer want to know how m_NANDTiming of FCB is used for NAND timing setting.

And want to know the relationship between m_NANDTiming and CCM register and GPMI register if CCM register setting is added to DCD for NAND boot also.

Actually, the partner add CCM setting in DCD file to rapid NAND access because NAND access on boot sequence was slow.

Then, please see my question as following.




When m_NANDTiming setting is applied?

Immediately after reading FCB?

After copy DBBT to iRAM?

Or on the time start downloading a boot loader from NAND?



Some parameter in m_NANDTiming is set by GPMI register too.

(e.g. data setup, data hold, address setup)

Then, could you let me know which setting (m_NANDTiming or GPMI register) is used on each timing?

(e.g. boot loader => mNANDTiming, after kernel uncompression => GPMI register)



I think NAND timing set by m_NANDTiming is not effected even if user change CCM setting in DCD to rapid NAND access.

Because the CCM setting decides only clock period, and m_NANDTiming does not have the period setting.

Is this correct?



Best Regards,

Satoshi Shimoda