i.MX6SDL RGMII Tr/Tf.

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

i.MX6SDL RGMII Tr/Tf.

Jump to solution
985 Views
satoshishimoda
Senior Contributor I

Hi community,

I want to confirm about i.MX6SDL RGMII spec.

Please see Table 64 in IMX6SDCEC Rev.3, Tr/Tf are defined in this table.

Our partner guess these specs are difined when i.MX6 is TX because deive strength is mentioned in foot not No.1.

Then, how about when i.MX6 is RX?

Should all signals (clk, ctl, data, etc) satisfy thes RGMII specs?

Best Regards,

Satoshi Shimoda

Labels (2)
Tags (1)
0 Kudos
1 Solution
744 Views
Yuri
NXP Employee
NXP Employee

   There are no restrictions for edges for receiver side as much as the transceiver
side meets the Tr / Tf requirements and

TskewT max of MAC is less than TskewR min of PHY ;

TskewT max of PHY is less than TskewR min of MAC.

Also PC board design clocks should be routed such that an additional trace

delay of greater than 1.5 ns and less than 2.0 ns will be added to the

associated clock signal.


Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
3 Replies
744 Views
Yuri
NXP Employee
NXP Employee

RGMII Tr/Tf relate to clock rise / fall times (at transmitter) .


Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 Kudos
744 Views
satoshishimoda
Senior Contributor I

Hi Yuri,

According to your reply, there is no restriction about Tr/Tf of RGMII receiver, right?

Best Regards,

Satoshi Shimoda

0 Kudos
745 Views
Yuri
NXP Employee
NXP Employee

   There are no restrictions for edges for receiver side as much as the transceiver
side meets the Tr / Tf requirements and

TskewT max of MAC is less than TskewR min of PHY ;

TskewT max of PHY is less than TskewR min of MAC.

Also PC board design clocks should be routed such that an additional trace

delay of greater than 1.5 ns and less than 2.0 ns will be added to the

associated clock signal.


Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 Kudos