AnsweredAssumed Answered

Pulse width between two chip select of SPI

Question asked by Dawei You Employee on Mar 13, 2014
Latest reply on Jun 13, 2014 by Yixing Kong

Hi Guys:

 

Here are question for Pulse width between two chip select of SPI, i.MX6

The Wait States between two Chip Select (SS) signals can be decided

by ECSPI_PERIODREG[SAMPLE_PERIOD], but even if SAMPLE_PERIOD is 0,

the wait width still exist, from datasheet, the Min of "CS4 ECSPIx_SSx pulse width", tCSLH , is Half ECSPIx_SCLK period,

but Max is not defined.

So could you tell me what's the Max value and how to adjust it?

Actually, by testing, the actual value is almost 1us, if I want to reduce it, how can I do? thx

Outcomes