what does it mean when the Flash Ready bit of MDM-AP status register of MKL05Z32 is not set?
What can cause that this bit is not set? What shoul I do to get this bit set?
And one more question.
What is the correct mass erase procedure using MDM-AP control reg. (including the reset pin state and CortexM0+ debug registers)?