How to calibrate the time delay on the transmission line between i.MX 6Q and DDR3

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

How to calibrate the time delay on the transmission line between i.MX 6Q and DDR3

Jump to solution
4,538 Views
JustinWu2
Contributor III

Dear ALL;

We all know that the transmission line will occur RLC time delay or transmission time skew. The DDR3 is very sensitive to the input signal timing.The most important thing is the transmission line between i.MX 6Q and DDR3. The impedance matching is very important. We can use the smith chart to do the impedance matching by microwave engineering.

I change the PCB board manufacture,but I use the same PCB layout and devices. I find the connection between i.MX 6Q and DDR3 will become unstable.The environment permeability and dielectric might be little different.

I want to know what the DQS gating meaning. How do I calculate the value on the IO DQS address 0x021b083c ,0x021b0840 ,0x021b483c,and 0x021b4840?  How do I calculate the value on the IO  Read time delay value on the IO READ calibration address 0x021b0848 and 0x021b4848? How do I calculate the value on the IO WRITE time delay value on the IO Write calibration address 0x021b0850 and 0x021b4850?

Could I use the oscilloscope and Network analyzer to calculate the transmission parameters? What transmission line parameters should I know first? How could I transfer these transmission parameters into the DDR3 calibration parameters?

Best Regards,

Justin Wu

Labels (4)
1 Solution
919 Views
JustinWu2
Contributor III

Dear Yuri:

Thank you.

Please try memory test linked below, at least to check if codes can be loaded to i.MX6 system and run there.

This is the DDR Stress Tester program.

https://community.freescale.com/servlet/JiveServlet/download/322206-258321/DDR_Stress_Tester_V0.042....

https://community.freescale.com/thread/305794

Regards,

Justin Wu

View solution in original post

0 Kudos
2 Replies
919 Views
Yuri
NXP Employee
NXP Employee

Why do not use app note AN4467 (i.MX 6 Series DDR Calibration) ?

http://cache.freescale.com/files/32bit/doc/app_note/AN4467.pdf?fsrch=1&sr=1

920 Views
JustinWu2
Contributor III

Dear Yuri:

Thank you.

Please try memory test linked below, at least to check if codes can be loaded to i.MX6 system and run there.

This is the DDR Stress Tester program.

https://community.freescale.com/servlet/JiveServlet/download/322206-258321/DDR_Stress_Tester_V0.042....

https://community.freescale.com/thread/305794

Regards,

Justin Wu

0 Kudos