AnsweredAssumed Answered

iMX6 NAND Address cycles definition

Question asked by Pavel Ivanchenko on Feb 23, 2013
Latest reply on Dec 7, 2016 by Yuri Muhin

Reference Manual have:

Table 8-11. NAND Boot eFUSE Descriptions: BOOT_CFG1[1:0] - Address Cycles

Fusemap Table 5-8. NAND Boot Fusemap: BOOT_CFG1[1:0] - Nand_Row_address_byte

 

 

What exactly need set to BOOT_CFG[1:0], all address cycles or only row address cycles?

Outcomes